Abstract
Evolvable Hardware approach is a recently developed technique to synthesise the electronic circuits using evolutionary algorithms. A central idea of this approach is to represent each possible electronic circuit as chromosome in an evolutionary process in which the standard genetic operators such as initialisation, recombination, selection are carried out. The circuits may be evaluated using software simulation models [1] , [2] , [3] , [4] or alternatively evolved entirely in hardware [5] , [6}, [7] , [8] .
In this paper, we limit our focus to combinational logic circuits, which contain no memory elements. Such circuits contain no feedback paths. Note that this approach can be easily extended for the combinational multiple-valued logic circuits. The approach is an extension of evolvable hardware method proposed in [3] , [9] , [10] , [11] for binary combinational circuits. A similar approach to the design multiple-valued combinational circuit has been discussed in [11] , [12] , [13] . A discussion concerning a suitable set of logic gates was given in [13] . It has been shown that the GA performance strongly depends on the set of logic gates used to produce the 100% functionally circuits. In [12] experiments were reported which revealed the dependence the GA performance with gate array dimensions and the degree of internal connectivity. Analysis of the evolvable hardware approach for both binary and multiple-valued functions shows us that the GA performance strongly depends on the number of rows and columns and the internal connectivity [9] , [12] . In subsequent discussion we define the circuit geometry to mean the layout of the rectangular array of logic cells. It is characterised by just two numbers: the number of rows and columns in the cellular array. The degree of connectivity in the circuit called levels-back defines how many columns of cells to the left of current column can have their outputs connected to the inputs of the current cell, this also applies to the final circuit outputs.
This paper presents an extension of the methods discussed above. Here we will discuss two possible ways to improve the quality of evolved circuits. In a previous work the sole objective was to evolve 100% functional circuits. The purpose of our work is to consider this aspect together with attempting to improve the evolved circuits in terms of the number of active gates used. One of the obvious ways to improve it is to use a multi-objective fitness function. Thus in previous works the objective in digital evolution behaviour was to merely produce a 100% functionally correct circuit (F 1 fitness). So, the evolutionary process is terminated at this point. Here we continue to evolve the circuit beyond the point of 100% correctness by modifying the fitness function to include a measure of circuit's efficiency (F 2 fitness). As we mention above the choice of suitable circuit geometry is a very complicated task and is intimately linked with the complexity of the function implemented. So, in order to avoid this we investigate the possibility of evolving the circuit geometry at the same time as trying to evolve 100% functional circuits. The circuit geometry defines the length of the chromosome, thus we work with chromosomes of variable length. In this scheme, mutation is carried out in two ways. First, we can mutate genes associated with a circuit in a fixed geometry, and secondly, we can by mutation choose the circuit geometry. The main purpose of circuit layout evolution was to try to evolve the best circuit layout together with evolving circuit functionality. However during the GA execution we find the interesting result that actually using a flexible circuit geometry allows us to reduce the number of active gates in circuit [14] , [15] . This was unexpected. In our further research we define several strategies for the GA. We investigate cases where we use homogeneous, heterogeneous or partially heterogeneous (heterogeneous only at the initialisation stage of GA) circuit layouts during GA execution and determine the GA performance as a function of both fitness measures.
The Evolutionary Algorithm
In order to evolve combinational logic circuits, an evolutionary algorithm using tournament selection with elitism and uniform crossover has been implemented, these details are given in the following subsections. During the evolution process we only allow the circuit layout to be changed by mutation by altering the number of rows or columns. In this case we will refer to this as heterogeneous circuit layout during evolution. When the circuit geometry is not changed during evolution process, we refer to it as the homogeneous circuit layout.
Encoding
There are two aspects required to define any combinational logic network. The first is the cell-level functionality and the second is the inter-connectivity of the cells between the circuit inputs and outputs. An encoding of chromosome was adopted that satisfies these two aspects. A combinational logic circuit is represented as a rectangular array of logic gates (Fig. 1) . Each logic cell in this array is uncommitted and can be removed from the network if they prove to be redundant. The inputs to any cell in the combinational network may be logical constants, primary and inverted inputs, as well as the outputs of logic cells which are in columns to the left of the cell in question. In the work reported in this paper we define each logic function to be chosen from the set of functions AND, OR, NOT, EXOR with primary and inverted inputs or a multiplexer.
The chromosome is represented by a 3-level structure: 1) Geometry structure; 2) Circuit structure; 3) Gate (cell) structure. At the first level the global characteristics of the circuit are defined: These are levels-back and the number of rows and columns. The circuit geometry can be changed at this level. At the second level the array of cells are created and the circuit outputs are determined. Finally the third level represents the structure of each cell in the circuit. This data consists of the number of inputs, the input connections and the functional gene. The number of inputs in the cell depends on the type of cell and is defined when the value of functional gene is known (i.e. a multiplexer has three inputs while all others have only two inputs). Note that the number of inputs as well as the number of outputs are allowed to be variable, but in this paper we consider only 2 or 3 input 1 output gates.
An example of the chromosome representation with the actual circuit structure is given in Fig. 2 
where c is the percentage of the circuit output bits that are correct, γ is the number of gates that are not involved in the circuit.
Table 1. Cell gate functionality according to the negative gene value in chromosome
Functional gene Gate function
The maximum F 2 is equal to (100. 
Objective Function and Fitness
One of the objectives of combinational circuit design is to construct a circuit utilising the minimum number of gates from the behavioural specification of the circuit given by the truth table. The evaluation process consists of the two main steps. First we are trying to find the circuits with 100% functionality (F 1 fitness) and second we are trying to minimise the number of active gates in 100% functional circuits (F 2 fitness). An active gate is a gate, which is proved to be not redundant. We use two strategies in our GA: 1) F 1 ; 2) F 1 +F 2 . In the first strategy, the chromosome is evaluated using F 1 fitness only and once the 100% functional circuit evolved, the evolution process is terminated. In the case of F 1 +F 2 strategy, F 2 fitness is activated as soon as F 1 =100.0 and the number of inactive gates in circuit is estimated. When flexible circuit geometry is employed, F 2 is calculated based on the maximum available circuit layout.
Initialisation procedure
The initialisation procedure contains several steps: 1. Define circuit geometry of chromosomes in population; 2. Initialise the genotype of cells; 3. Generate the circuit outputs for each chromosome. The first step defines the circuit geometry for the chromosomes. In flexible circuit layout, any circuit geometry may be used up to the maximum number of rows and columns. In fixed circuit layout all chromosomes have the same circuit geometry. We say that we have homogeneous circuit layout during initialisation process when the circuit layout for all chromosomes is the same. The heterogeneous circuit layout occurs when the chromosomes are initialised with different circuit layouts. During the second and third step the initialisation of cell inputs and circuit outputs is performed in accordance with the levels-back constraint and the type of variables which are able to be present throughout all circuit. Thus if the logic constants are allowed as input connections throughout the circuit, then during initialisation procedure the inputs of gates can be chosen from the set of inputs constrained by levels-back or from the set of logical constants. The same procedure is true for the primary and inverted primary inputs.
Mutation
We use two types of mutation: circuit mutation and geometry mutation. The circuit mutation allows us to change the type of genes in a chromosome but excludes the number of columns and rows. The geometry mutation changes the numbers of rows or columns in the rectangular array. The maximum numbers of rows and columns are predefined. In both cases the mutation rate has to be chosen carefully, since it can dramatically affect the GA performance.
Circuit Mutation: The circuit mutation allows us to change the following three features of the circuit: 1) Cell input 2) Cell type and 3) Circuit output. Each of these parameters is considered as an elementary unit of the genotype. The circuit mutation rate defines how many genes in the population are involved in mutation. The chromosome contains 3 different types of genes, whose number is : Geometry Mutation: Geometry mutation allows us to change the number of rows and columns in a chromosome. Geometry mutation is applied to each chromosome with a given probability. In this case the numbers of rows and columns are treated as an elementary unit of the genotype. Either the number of rows or the number of columns is changed with equal probability. The geometry mutation consists of the two main steps: 1) Gene mutation 2) Repair algorithm. In the first step the new number of columns or rows of the chromosome is randomly defined. At the second step the repair algorithm is applied to ensure that a chromosome with a new geometry represents a valid genotype. Let us consider geometry mutation process for chromosome with 3x3 circuit geometry. Let N columns and N rows be the number of columns and rows of chromosome assigned to be mutated and new_value is the new value of mutated genes chosen randomly. The gene mutation procedure is the following: 1. Define the circuit mutation rate P mg . 2. Generate random number for each chromosome, rand1∈[0, 1]. 3. If (rand1 < P mg ) the geometry mutation is applied to the current chromosome. Let N current be the number of rows or columns in chromosome in which the gene is assigned to be mutated and N max is the maximum number of rows or columns which is allowed to be in circuit structure. Then the new value of the mutated genes can be defined using one of the following three strategies: respectively. The new number of columns and rows is not related to the current circuit geometry. The second strategy is used to reduce the circuit geometry used in chromosome. The idea of this strategy came from observing that using the global geometry mutation tended to produce circuits with larger circuit geometry. The third strategy is assigned based on the idea of local search of circuit geometry. This strategy guarantees to produce comparatively small numbers of new cells in the chromosome in comparison with the first one.
After new_value is defined, the geometry mutation is performed in the following manner. First, consider the case when the mutated gene is the number of columns. In this case the new circuit structures, shown in Fig. 3 (structures  A and B) , can be synthesised. If (new_value > N columns ), we have to add new columns in the chromosome representation ( Fig. 3 (structure A) ). The gates in new columns are initialised using the initialisation procedure. It is possible, however, that the circuit output disobeys the levels-back constraint. Thus, the chromosome may need to be repaired. The repair algorithm checks whether the circuit outputs obey the levels-back constraint, and whether all the cell inputs are valid. If the circuit output does not satisfy this condition a new circuit output is initialised. If (new_value < N columns ) we have to remove some columns in the circuit structure (Fig. 3 (structure B) ). After the new structure is obtained, a repair algorithm is applied to the circuit output, because the circuit output can refer to a gate, which no longer exists in the circuit. In the case when the mutated gene is the number of rows, the structures C and D given in Fig. 3 can be synthesised. If (new_value > N rows ) the new rows of gates are added to the circuit structure (Fig. 3 (structure C)) . Again, these gates are initialised. There is no need to apply repair algorithm to the circuit outputs in this case because all connections are not changed and the circuit outputs will still refer to the correct logic cells in the circuit structure. If (new_value < N rows ) the last (N rows -new_value) rows are removed from the circuit structure (Fig. 3 (structure D) ). In this case the inputs of the remaining gates as well as circuit outputs can refer to gates which are no longer present. Therefore each gate genotype and the circuit outputs have to be repaired.
Recombination
Recombination is implemented with uniform crossover. For two chromosomes, the uniform crossover generates two new chromosomes by swapping two genes in chromosomes. Because our chromosome structure contains three levels, on each level the components of chromosome can be examined like a "gene" or "swapping block". Thus we have three different crossover operators: 1. Gene uniform crossover; 2. Cell uniform crossover; 3. Geometry uniform crossover. The number of chromosomes selected for breeding is defined by the crossover rate, which is carried out on a cellular level. In order to preserve the interconnection conditions, the repair algorithm checks the inputs of the logic gates for correctness. When two chromosomes with different geometries undergo crossover it is very likely that merely swapping genes to produce the offspring, will generate invalid genomes. These would have to be repaired (randomly initialised), and this would introduce a considerable amount of randomness into the recombination process. Therefore, the selection of the correct crossover rate and its type is very important. When we refer to the gene uniform crossover, we mean that any gene of logic cell as well as the circuit outputs can be exchanged. In case of cell uniform crossover the data, describing the behaviour of a logic gate such as functional gene, inputs, control input, are swapped. In geometry uniform crossover, the columns or rows of logic cells in addition to circuit outputs are involved in the crossover process. In this case whole column or row of logic gates is swapped and connections are restored if necessary.
Let us consider the "restoring process" in the case when the cells to be swapped belong to chromosomes with different circuit layouts. In this case the cell will refer to different cells in the circuit because of the specific features of encoding. In order to avoid it we correct the cell data in such a way that they refer to the cells positionally located in the same place as with the parents' chromosome. In the case when the cell contains a connection to a non-existent cell, a new connection is randomly generated such that it is valid. Let us consider the case mentioned above with an example of cell uniform crossover with parent chromosomes with 3x2 and 3x3 circuit geometry and assume the cell to be swapped is located in 2 nd row and 3 nd column (Fig. 4) . Let us consider the case where the cell from parent 2 is exchanged with cell in parent 1. This cell has connection to the 10 th and 11 th cells in circuit. Positionally it corresponds to the cells located in 2 nd column and 1 st and 2 nd (10 and 11) rows. When we exchange this cell in the chromosome with 3x3 circuit geometry, this cell now represents the connections with cells located in 1 st column and 3 rd row and in 2 nd column and 1 st row. Thus the positional connection is broken. In order to restore it we have to reassign the inputs for this cell according to the labelling process in chromosome. Thus this cell now will be described to <-4 11 12>. The same process is applied to the cell in parent 1. But in this case the input refers to the cell located in 2 nd column and 3 rd row. Because the chromosome where this cell is going to be allocated has only 2 rows (parent 2 has only 2 rows), this input has to be initialised. Thus the "restoring process" allows us to preserve the positional connections of cells and provides a less destructive process. 
Experimental Results
In this section we will consider some experimental results obtained for the one-bit adder with carry and twobit multiplier. We perform two main types of experiments: 1) Fitness function; 2) Crossover and Mutation strategies.
The main idea of these experiments is to define which of the GA strategies allows us to determine whether circuit geometry evolution brings some advantages or not. The initial data for the experiments is given in Table 2 .
Experiment 1: Two fitness function strategies
The following experiment shows us how using different fitness evaluation strategies affects the GA performance and the quality of circuits evolved. For this purpose the same experiments were performed for fixed and flexible circuit geometry with and without the F 2 fitness function. The experimental results obtained are summarised in the Table 3 . Comparing the best average F 1 finesses and the number of 100% functional cases for 3 mutation strategies, we find that the global geometry mutation is the most effective. But in terms of the number of active gates in the circuit evolved the best results were obtained in Table 3 . It is interesting to note that when we evolve functions during 1000 (add1c.pla) or 3000 (mult2.pla) generations, we do not achieve significant improvements in terms of the number of active gates in circuit. When we increase the number of generations to 50000 it is clear that the average best F 2 fitness is improved. Thus, in the case of add1c.pla function we can notice improvements for 2-3 gates, but in case of mult2.pla it is improved only slightly. One of the reasons why we can see only small improvements for the mult2.pla function is that the first GA with F 1 only achieves a sufficient number of 100% functional circuits when the number of generations is this large. Therefore the optimising fitness function F 1 +F 2 does not have long enough to make a significant difference. It is interesting to note that when we use a fixed geometry, the average best F 1 fitness is higher in comparison with the same experiments for flexible circuit layout. However the average best F 2 fitness for this case is the lowest one and this does not provide good solutions in terms of the number of active gates. If we consider the GA performance in terms of the number of 100% functional circuits evolved, it is best to use the fixed circuit geometry but if we use the flexible one we should employ global geometry mutation. Thus, we can conclude that fixed geometry is useful only in terms of 100% functional circuits evolved but that using a flexible circuit geometry provides better quality circuits. Note that using (F 1 +F 2 ) fitness strategy allows us to improve the quality of circuits evolved as well. 
Experiment 2: Crossover and Mutation strategies
In this series of experiments we have tried to define the best mutation and crossover strategy as well as the best overall GA strategy. We investigate the GA performance for three types of crossover (gene, cell and geometry uniform crossovers), two types of mutation (circuit and geometry mutations) and three types of geometry mutation (global, boundary and local). We define two main strategies for evolution and initialisation processes. Each of these strategies is defined by the homogeneous or heterogeneous circuit layout. The results obtained are shown in Table 4 - Table 7 . The tables are organised according to the GA strategies used.
The first results were obtained for the case when during initialisation and evolution processes the heterogeneous circuit layout is produced (Table 4 ). So, chromosomes with different circuit layouts are produced at each stage of the GA. The circuit and geometry mutations have been used together. Observing the results according to geometry mutation type we find that global geometry mutation is better in terms of the best average F 1 fitness and the number of 100% functional circuits evolved. It is interesting to note that the local geometry mutation produces the second best results after global mutation. However in terms of the quality of circuits evolved (estimated by the average best F 2 fitness) we find that boundary or local geometry mutation is more advantageous. We can not make any conclusions as to which is the best crossover.
In the next series of experiments (Table 5 ) the condition were the same as before except that only geometry mutation is used. Firstly, it is interesting to note that we obtain very poor results in terms of the number of 100% cases evolved and no 100% functional two-bit multiplier was obtained. Furthermore, we only evolved a few one-bit adders. We see that the worst crossover operator is the cell uniform type. The highest best average F 1 fitness was obtained for geometry uniform crossover. We conclude that using circuit mutation and geometry mutation together is more effective. The next series of experiments (Table 6) show us the GA performance with circuit mutation only. In this case the homogeneous circuit layout is retained for both stages of initialisation and evolution. In this case we are using an entirely fixed geometry. We find that geometry uniform crossover works best for mult2.pla and gene uniform crossover for add1c.pla. In terms of the best average F 2 fitness the best performance is obtained with cell uniform crossover for add1c.pla and with geometry uniform crossover for mult2.pla. This could be explained because of the different complexity associated with the landscapes of these two functions: mult2.pla is considerably more difficult to evolve than add1c.pla. We always find that the geometry uniform crossover is the best for mult2.pla. It is interesting to note that using gene uniform crossover produces the better results in terms of the best average F 1 fitness and the number of 100% cases. Comparing the obtained results with the best results discussed above we can conclude that the pure fixed geometry works perfectly well in comparison with flexible one when we need to obtain the maximum number of 100% functional circuits. But in terms of the best average F 2 fitness we find that we evolve poorer circuits. Thus we find one of the disadvantages of using the fixed geometry: evolving a large number of 100% cases does not provide us with the best solution in terms of the number of active gates used in circuit. Table 7 shows results of some interesting experiments. We have tried to combine using fixed and flexible circuit geometry at the different stages of GA performance. Thus we have a heterogeneous circuit layout at the initialisation stage and homogeneous circuit layout during evolution. This means that the different circuit layout can be defined only at the initialisation. It is interesting to note that in this case cell uniform crossover delivers the best performance. In both cases of add1c.pla and mult2.pla functions we obtain better results in terms of the number of 100% cases. The best average F 2 fitness has been significantly improved and increased by more then 2 gates in comparison with results obtained for the previous experiment (Table 5 ). This improvement was probably caused by the fact that a variety of circuit geometries were available so that by selection we can arrive at a more optimal solution. However we should note that the best level F 2 fitness was obtained using heterogeneous circuit layout at both stages of initialisation and evolution with geometry mutation.
Conclusions and Further Work
This paper has described the evolutionary design of combinational logic circuits. The distinctive feature of proposed algorithm is that it allows us to evolve the circuit layout in addition to the circuit structure. We have defined a fitness function, which allows us estimate not only the functionality of circuit but to define how good the evolved 100% functional circuit is. These two aspects allow us to improve the quality of evolved circuits in terms of the number of active gates in circuit. We investigated several strategies of GA with and without flexible circuit layout. Analysis of experimental results allows us to make the following conclusions:
1. The fixed circuit geometry is very good when we need to evolve as many 100% functional circuits as possible. 2. Using flexible geometry permits us to decrease the number of gates in a circuit in comparison with using a fixed circuit layout. 3. Utilizing geometry mutation without circuit mutation leads to poor results in terms of the number of 100% functional circuits evolved. 4. Applying the (F 1 +F 2 ) strategy with a large number of generations allows us to obtain better results in terms of the number of active gates in circuit. 5. Suitable crossover operators depend on the choice of GA strategy. 6. The global geometry mutation produces the best results in terms of the average best F 1 fitness and the number of 100% functionality circuits evolved. 7. The boundary and local geometry mutations are very good in terms of obtaining the circuits with smaller numbers of active gates in circuit. So, we can conclude that using flexible circuit geometry is more beneficial to the quality of the evolved circuits. A great deal of further work could be done in the area. Other multi-objective approaches such as the Pareto technique, with weight aggregation could be experimented with, and further investigation of using multi-input multioutput gates could be carried out.
